	1 Write a VHDL code for full adder using data flow modeling.			. of Printed Pages : 4 Il No	121061B	
Q.32 Differentiate between CPLD and FPGA?			6th Sem.			
SECTION-D			Subject : VLSI SYSTEM DESIGN			
Note: Long answer type questions. Attempt any three questions out of four questions. (3x10=30)			Time	e : 3 Hrs. SECTION-A	M.M. : 100	
•	pehavioural, dataflow techniques.	w and structural	Note	e:Objective type questions compulsory.	. All questions are (10x1=10)	
Q.34 Develop a VHDL code for 4:1 Multiplexer using Behavioural modeling.			Q.1	Q.1 Write the difference between ROM and RAM.		
			Q.2 Counters are for counting a sequence of value			
Q.35 Write a difference between signal and variable.				(T/F)		
Q.36Write a short note on the following. (Any two)			Q.3	Q.3 What is overloading in VHLD.		
i) Entity			Q.4	Q.4 What is CPLD?		
ii)Architecture			Q.5	Q.5 How does PLA differ from ROM?		
iii) Packages				Q.6 Full form of GAL.		
		Q.7 Write the significance of HDL in digital design.				
			Q.8	Define the clock.		
(200)	(4)	121061B		(1)	121061B	

Q.9 FPGA stands for .		Q.20 How does PLA differ from ROM.		
Q.10 Explain the use of WAIT stater	ment with	Q.21 Explain the inertial delay.		
example.		Q.22 PEEL stands for		
SECTION-B		SECTION-C		
Note: Very Short answer type questions. A any ten questions out of twelve questions (10x2=20)	•	Note: Short answer type questions. Attempt any eight questions out of ten questions. (8x5=40)		
Q.11 Write the use in VHDL.		Q.23 Explain the different type of operations in VHDL.		
Q.12 Define Concurrent Statements.		Q.24 Write a data flow model for 3 to 8 decoder.		
Q.13 What are various sequential statemen	nts?	Q.25 Explain the internal architecture of FPGA.		
Q.14 What is operator overloading?		Q.26 Write a VHDL program to design 2-bit comparator circuit.		
Q.15 What is CPLD?		Q.27 Explain various data types in VHDL.		
Q.16 Write the need of Cad tool?		Q.28 Write the behaviour model of 4 to 1 MUX using		
Q.17 What is delay?		IF statement.		
Q.18 What is overloading in VHLD.(T/F)		Q.29 Explain various data types in VHDL.		
Q.19 What is the Data flow modeling.		Q.30 Write the design steps of counters.		
(2)	121061B	(3) 121061B		